| Sl. No. | Name | Research Topic |
|---|---|---|
| 1. |  Mr. Abhijit Das |
Enhancing QoS in Memory Hierarchy of Many-Core Processors by Optimizing Network On Chip Architecture |
| 2. |  Mrs. Dipika Deb |
Power and Energy Reduction Techniques for Tiled Multicore Processor by Network On Chip Architecture Optimization |
| 3. |  Mrs. Manjari Saha |
Performance Enhancement in Wireless Network On Chips using Application Specific Routing |
| 4. |  Mr. Sivakumar S. |
Energy Efficient Non Volatile Memory Techniques For Many Core Processors |
| 5. |  Mrs. Manju R. |
**** |
Copyright © 2018 MARS Lab Indian Institute of Technology Guwahati