Dr. John Jose works in the domain of multicore computer architecture. His research group in Multicore ARchitecture and Systems (MARS) Lab explore problems in the following domain. For more details about ongoing research click here.
- Network on Chip (NoC) and Cache Optimisation in Tiled Chip Multi-Processors (TCMP)
- Wireless On Chip Interconnects and Edge/Fog Computing
- Machine Learning based accelerators for NoCs
- Non-Volatile Memory (NVM) Technology
- Secure System on Chip Design Techniques
- Disaggregated Memory Management in Data Center Architectures
|| * DBLP * || *
Google Scholar * || *
Scopus Author Profile * || *
IRINS Faculty Profile * ||
|
Academic Profile
|
Professional Experience
Assistant Professor, CSE Department, IIT Guwahati, Guwahati. |
2015 till date |
Assistant Professor, Rajagiri School of Engineering & Technology, Cochin. |
2013 to 2015 |
Visiting Faculty, Indian Institute of Information Technology Design and Manufacturing (IIITDM), Kancheepuram. |
2013 (6 months) |
Teaching & Research Assistant, CSE Department, IIT Madras, Chennai. |
2009 to 2013 |
Lecturer, Assistant Professor, Viswajyothi College of Engineering and Technology, Muvattupuzha. |
2003 to 2008 |
|
|
|