JOHN JOSE

Assistant Professor
Department of Computer Science & Engineering
Indian Institute of Technology Guwahati
Guwahati - 781039, Assam, India

Contact Details

Office: Room Number H-201, CSE Dept, IITG
Phone: 0361- 2583256
Email: johnjose [AT] iitg [DOT] ac [DOT] in
             johnjose004 [AT] gmail [DOT] com
Home   |   Research   |   Courses   |   Students   |   NPTEL Course   |   External Talks   |   MARS Lab

Upcoming Online Course:      NPTEL Online Certification Course on Multi-Core Computer Architecture - Storage and Interconnects will commence on 24.02.2020. Registration started.

Dr. John Jose works in the broader domain of multicore computer architecture with a special focus to on-chip memory and interconnect optimization techniques of tiled chip multicore processors (TCMP). His research group in Multicore ARchitecture and Systems (MARS) Lab explore problems on enhancing QoS in memory hierarchy, fault tolerant NoC router designs, deflection router designs, wireless NoCs and non-volatile memory techniques. The group also started exploring micro-architectural support in TCMP systems for image and video processing applications by cost effective NoC compression and cache memory prefetching techniques.

Academic Profile
Ph.D Indian Institute of Technology Madras, Chennai, Tamil Nadu 2009-2014
M.Tech Vellore Institute of Technology, Vellore, Tamil Nadu 2004-2006
B.Tech College of Engineering Adoor, Cochin University, Kerala 1999-2003

Professional Experience
Assistant Professor, CSE Department, IIT Guwahati, Guwahati. July 2015 till date
Assistant Professor, Rajagiri School of Engineering & Technology, Cochin. July 2013 to June 2015
Visiting Faculty, Indian Institute of Information Technology Design and Manufacturing (IIITDM), Kancheepuram. January 2013 to April 2013
Teaching & Research Assistant, CSE Department, IIT Madras, Chennai. January 2009 to June 2013
Lecturer, Assistant Professor, Viswajyothi College of Engineering and Technology, Muvattupuzha. June 2003 to December 2008
News & Events

Paper titled Exploiting Data Resilience in Wireless Network-on-Chip Architectures by John Jose et al. is accepted for publication ACM Journal on Emerging Technologies in Computing Systems [ACM-JETC].

NPTEL Online Certification Course on Multi-Core Computer Architecture - Storage and Interconnects scheduled from 24.02.2020 to 17.04.2020 is an AICTE approved Faculty Development Program.

Dr. John Jose is serving as the organizing chair for ISEA-ISAP 2020 to be held at IIT Guwahati in February 2020.

Dr. John Jose is serving as the organizing chair for 34th International Conference on VLSI Design [VLSID-2021] to be held at IIT Guwahati in January 2021.

SPARC project [MHRD, Govt of India] titled Approximate Computing Techniques for Resource Constrained Edge Devices with Dr. John Jose as PI and Dr.T.Venkatesh as Co-PI is approved with a budget sanction for 77.48 lakhs. [Accepted Proposals]

Last updated on 24.01.2020.