



VLSI Society of India

V DAT 2016



Detailed Technical Programs

1A- Memory	137 Sapna Khandelwal, Jyoti Meena, Lokesh Garg and Dharmendar Boolchandani., Variability and Reliability aware Surrogate Model for Sensing Delay analysis of SRAM Sense Amplifier Variability and Reliability aware Surrogate Model for Sensing Delay analysis of SRAM Sense Amplifier	1B-Digital	113 Anindita Chakraborty, Rakesh Das, Chandan Bandyopadhyay and Hafizur Rahaman, BDD based Synthesis Technique for Design of High-Speed Memristor based Circuits
	23 Pulkit Sharma, Anil Kumar Gundu and Mohammad S Hashmi. Modeling and Yield Optimization of SRAM Sub-System for Different Capacities Subjected to Parametric Variations		159 Ayan Palchoudhuri and Anindya Sundar Dhar. High Performance Bit-Sliced Pipelined Comparator Tree for FPGAs
	68 Disha Arora, Anil Gundu and Mohammad Hashmi. A High Speed Low Voltage Latch Type Sense Amplifier for Non-Volatile Memory		47 Chiradeep Mukherjee, Soudip Sinha Roy, Saradindu Panda and Prof. Dr. Banshibadan Maji. T-Gate: Concept of partial polarization in Quantum dot Cellular Automata
2A-RF	260 Prateek Pendyala and Vijaya Sankara Rao Pasupureddi. Backward Compatible Mil-STD-1553B Analog Transceiver Upgrade for 100-Mb/S Data Rate	2B- Verification	69 Rahul Ratnakumar and Satyasai Jagannath Nanda. A FSM Based Approach for Efficient Implementation of K-Means Algorithm
	120 Abhishek Srivastava, Nithin Sankar K, Rakesh K K,		82 Akhilesh Chandra Mishra, Aditi Sharma, Sakshi Gupta,

	Baibhab Chatterjee, Devarshi Das and Maryam Shojaei Baghini. Design And Measurement Techniques For A Low Noise Amplifier In A Receiver Chain For MedRadio Spectrum Of 401-406 MHz Frequency Band		Pawan Sehgal and Sujay Deb. An Effective and Efficient Algorithm to Analyse and Debug Clock Propagation Issues
	59 Sesa Sairam Regulagadda and Ashudeb Dutta, A 550uW, 2.4GHz ZigBee/BLE Receiver Front End with Back-Gate Coupled QVCO in 180nm CMOS A 550uW, 2.4GHz ZigBee/BLE Receiver Front End with Back-Gate Coupled QVCO in 180nm CMOS		221 Biddesh Chakraborty, Mamata Dalui and Biplab K Sikdar. Design of Coherence Verification Unit for CMPs Realizing Dragon Protocol
	13 , Chetan Parikh and Gopal Agarwal, New technique to improve transient response of LDO regulators without an off-chip capacitor		216 Jaynarayan Tudu and Satyadev Ahlawat. Guided Shifting of Test Pattern to Minimize Test Time in Multiple Serial Scan
3A-Devices & Technology	19 Om Prakash, Dr.Satish Maheshwaram, Mohit Sharma, Dr. Anand Bulusu, Prof. Ashok Kumar Saxena and Dr. Sanjeev Manhas, A Unified Verilog-A Compact Model for Lateral Si Nanowire (NW) FET Incorporating Parasitics for Circuit Simulation6	3B-Embedded	116 Sasha Garg and Sumit Darak.FPGA Implementation of High Speed Reconfigurable Filter Bank for Multi-standard Wireless Communication Receivers
	124 Shipra Batra, Pankhuri Singh, Shashwat Kaushik and Mohammad S. Hashmi. Frequency Domain Analysis of On-Chip Power Distribution Network		18 Saurav Kumar Ghosh, Akash Mondal, Souradeep Dutta, Aritra Hazra and Soumyajit Dey. Synthesis of Scheduler Automata Guaranteeing Stability and Reliability of Embedded Control Systems
	173 Ankit Gaurav, Sandeep Gill, Navneet Kaur and Munish Rattan. Density Gradient Quantum Corrections based Performance Optimization of		93 Mahesh Murty and Rahul Shrestha. ASIC Design and FPGA Implementation of Cyclostationary Feature Detection based Spectrum Sensing for Cognitive-Radio Wireless Networks

	Triangular TG Bulk FinFETs using ANN and GA		
			150 Pavan Kumar Nadimpalli and Subir K Roy. An Efficient FPGA-Based Function Profiler for Embedded System Applications
4A-Memory	161 C B Singh Kushwah, Devesh Dwivedi and Krisnan S Rengrajan. A Robust 8T FinFET SRAM Cell with Improved Stability for Low Voltage Applications	4B-Digital	4 Purushothaman A. Analysis of Regeneration Time Constant of Dynamic Latch using Adomian Decomposition Method
	209 Antara Ganguly, Sangeeta Goyal, Sneha Bhatia and Anuj Grover. New Stable Loadless 6T Dual Port SRAM Cell Design		143 Bharat Garg, Sameer Yadav and G K Sharma. An Area and Performance Aware ECG Encoder Design for Wireless Healthcare Services
	265 Ayushparth Sharma and Kusum Lata. Low-Voltage and Low-Leakage 8T SRAM Cell with Improved Read-Write Ability in 22nm FinFET Technology		100 Mohd Tasleem Khan, Rafi Ahamed Shaik and Amitabh Chatterjee. Efficient Implementation of Concurrent Lookahead Decision Feedback Equalizer using Offset Binary Coding
5A- Analog	179 Sunil Kumar Maddikatla and Srivatsava Jandhyala.,An accurate CMOS Integrated Temperature Sensor for IOT applications	5B- Testing	214 Jaynarayan Tudu, JSCAN: A Joint-scan DFT Architecture to Minimize Test Time, Data Volume, and Test Power
	201 Ram Prasad Acharya, Abir J Mondal and Alak Majumder. A Method To Design A Comparator For Sampled Data Processing Applications		155 Avishek Sinha Roy, N Prasad and Anindya Sundar Dhar. Approximate Conditional Carry Adder for Error Tolerant Applications
	105 Waikhom Mona Chanu, Vikash Prasad and Debaprasad Das. Performance Analysis of Temperature Dependent GNR Interconnect		94 Nidhi Batra, Anil Gundu Kumar, Anuj Grover, Mohammad S Hashmi and Gangaikondan Subramani Visweswaran.,An Effective Test Methodology Enabling Detection of Weak bits in SRAMs: Case Study in 28nm FDSOI
	182 Muralidhar Gadamsetty,		228 Binod Kumar, Boda Nehru,

	G Dinesh and Binsu Kailath. SWITCHED CAPACITOR CIRCUIT SIMULATOR IN Q-V DOMAIN INCLUDING NON IDEALITIES		Brajesh Pandey and Jaynarayan Tudu. Skip-Scan: A Methodology for Test Time reduction
6A- Systems	67 Sukarn Agarwal and Hemangee K. Kapoor. Towards A Dynamic Associativity Enabled Write Prediction Based Hybrid Cache	6B- TBD	
	42 Rahul Shrestha, Vinay Swargam and Mahesh Murty. Cognitive-Radio Wireless-Sensor based on Energy Detection with Improved Accuracy: Performance and Hardware Perspectives		
	122 Pranab Roy, Sudeshna Chakraborty, Hafizur Rahaman and Parthasarathi Dasgupta. Synthesis Aware Sample Preparation Techniques Using Random Sample Sets in DMFB		
	101 Moumita Chakraborty, Amlan Chakrabarti, Partha Mitra, Debasri Saha and Krishnendu Guha. Pre-Layout Module wise decap allocation for Noise suppression and Accurate Delay estimation of SoC		
7A-Security & CAD	148 Sudeendra Kumar, Sathish Kumar, Sauvagya Ranjan Sahoo and K.K. Mahapatra. Securing IEEE 1687 Standard On-chip Instrumentation Access using PUF	7B-Low Power	222 Satyadev Ahlawat and Jaynarayan T Tudu, On Minimization of Test Power through Modified Scan Flip-Flop
	247 Bikromaditty Mondal, Kushal Dey and Susanta Chakraborty. An Efficient Reversible Cryptographic		88 Celia Dharmaraj and Nitin Chandrachoodan., Guided Multilevel Approximation of Less Significant Bits for Power

	Circuit Design		Reduction
	29 Debasis Pal, Abir Pramanik, Parthasarathi Dasgupta and Debesh Kumar Das. Double Patterning Lithography (DPL)-Compliant Layout Construction (DCLC) with Area-Stitch usage tradeoff		205 Aravindhyan Alagarsamy and Lakshminarayanan G. SAT: A New Application Mapping Method for Power Optimization in 2D - NoC
	103 Sri Harsha Gade, Praveen Kumar and Sujay Deb. A Pre-RTL Floorplanner Tool for Automated CMP Design Space Exploration with Thermal Awareness		224 Rohini Gulve, Nihar Hage and Jaynarayan T Tudu. On Determination of Instantaneous Peak and Cycle Peak Switching using ILP
8A-Analog	22 Paromita Bhattacharjee, Abir J Mondal and Alak Majumder. A Constraint Driven Technique For MOS Amplifier Design	8B-Systems	121 Surajit Das, Shirshendu Das and Hemangee K. Kapoor, Tag Only Storage for Capacity Optimised Last Level Cache in Chip Multiprocessors
	123 Mahesh Zanwar and Subhajit Sen. Programmable Output Switched Capacitor Step-down DC-DC Converter with High Accuracy using Sigma-Delta Feedback Control Loop		196 Rajib Lochan Jana, Soumyajit Dey, Pallab Dasgupta, Shashank Kuchibhotla and Rakesh Kumar. Planning based Guided Reconstruction of Corner Cases in Architectural Validation
	115 Procheta Chatterjee, Sougata Kar and Siddhartha Sen. Design Methodology of Closed Loop MEMS Capacitive Accelerometers based on $\Sigma\Delta$ Modulation Technique		144 Bharat Garg, V N S K Chaitanya Goteti and G K Sharma, A Low-Cost Energy Efficient Image Scaling Processor for Multimedia Applications
	210 Soumik Sarkar, Gaurav Saini, Mahima Arrawatia and Maryam Shojaei Baghini. Optimal Design Flow of CMOS Doubler-based Rectifiers		104 Nils Heitmann, Philipp Kindt and Samarjit Chakraborty. EG0N: Portable In-Situ Energy Measurement for Low-Power Sensor Devices