International Workshop on Design Principles for Next Generation Embedded Computing Systems

Amit Kumar Singh

School of Computer Science and Electronic Engineering

University of Essex

United Kingdom

W: <u>http://aksingh.co.uk/</u>

E: <u>a.k.singh@essex.ac.uk</u>

University of Essex

Genetic Algorithm (GA) with an Example (considering both Mapping and DVFS)

Automotive Technology


Plenty of eletronic control units (ECUs)

Engine control unit is the most complicated ECU – belonging to the powertrain systems



Source: Robert Bosch GmbH, Future mobility: automated, connected, electric, Belgian Insurance Conference, 2017


DemoCar- Minimal functionality gasoline Engine Control Unit



- 18 runnables
- 6 tasks


61 labels (data elements that can be read or written by runnables)

Design-time DSE




Possible Goals:

- no deadline violation
- minimal #used resources
- minimal energy dissipation




Finite State Machine describing mode changes in DemoCar use case




The runnables behave differently depending on the state

Mode clustering




- To avoid time consuming frequent contexts migration during runtime.
- Some neighbouring modes can have similar runtime and resource consumption, so better to cluster them


GA – for a mode



GA – for a mode



Genes in chromosomes



When poll is active, respond at **pollev.com/amitsingh510**Text AMITSINGH510 to 22333 once to join

Will you always get optimal design-point when using GA?

No

Yes

Start the presentation to see live content. For screen share software, share the entire screen. Get help at pollev.com/app

Optimization results

.

 Energy-aware Resource Allocation in Multi-mode Automotive Applications with Hard Real-Time Constraints
 Piotr Dziurzanski, <u>Amit Kumar Singh</u>, Leandro Soares Indrusiak
 IEEE International Symposium on Real-Time Computing (ISORC), York, UK, May 2016.
 Best Paper Award

 Hard Real-time Guarantee of Automotive Applications during Mode Changes Piotr Dziurzanski, <u>Amit Kumar Singh</u>, Leandro Soares Indrusiak, Björn Saballus ACM International Conference on Real-Time Networks and Systems (RTNS), Lille, France, November 2015

 Benchmarking, System Design and Case-studies for Multi-core based Embedded Automotive Systems
 Piotr Dziurzanski, <u>Amit Kumar Singh</u>, Leandro Soares Indrusiak
 International Workshop on Dynamic Resource Allocation and Management in Embedded, High Performance and Cloud Computing (DreamCloud), co-located with the HiPEAC, Prague, Czech Republic, January 2016. □ When poll is active, respond at **pollev.com/amitsingh510**□ Text AMITSINGH510 to 22333 once to join

Can we employ similar GA procedure for any application represented as task graph?


No

Yes


Start the presentation to see live content. For screen share software, share the entire screen. Get help at pollev.com/app

DSE for Multi-threaded Applications


Applications on Heterogeneous Multi-core CPUs



Blackscholes – Time and Energy



Number of design points when big cluster has 2 frequency levels LITTLE has 3 frequency levels?



Start the presentation to see live content. For screen share software, share the entire screen. Get help at pollev.com/app


Total Design Points (TDP)

$TDP = \{ (N_b \times F_b) + (N_L \times F_L) + (N_b \times F_b \times N_L \times F_L) \}$

• So, you can compute now.


DSE (Optimisation) for Partitioning

Partitioning for Single (data-parallel) Application



OpenCL provides this opportunity

Partitioning Results: Time and Energy



- Some applications execute faster on CPU cores than GPU cores (e.g., CORR),
- All applications show a significant reduction in execution time and energy consumption when run on both the CPU and GPU cores, with an appropriate fraction value

Design-time Optimization (DSE) – Other aspects

- Other metrics, e.g. temperature, reliability and security can also be evaluated for each design point.
- Other control knobs, e.g. routing, cache/memory optimisation, processor customisation, etc. can also be considered.

When poll is active, respond at pollev.com/amitsingh510
 Text AMITSINGH510 to 22333 once to join

What is disadvantage of design-time optimisation (DSE)?

Incurs high computation cost.

Extensive pruning may result in sub-optimal solutions.

Not suitable for run-time varying workloads in the systems.

All of the above.

Start the presentation to see live content. For screen share software, share the entire screen. Get help at pollev.com/app

Run-time Optimisations -> Next Topic

Questions?