@ Alassandra Cilarda

D Alessandro Cilardo

© Alessandro Cilaro

D Alessandro Cilardo

© Alessandro Cilardo

Embedded System Technologies for Deep Learning and Approximate Computing


Under the SPARC Project P:271 – "Approximate Computing Techniques for Resource Constrained Edge Devices"

Prof. Alessandro Cilardo

acilardo@unina.it


Workshop overview

- Microcontrollers and Application processors
- ARM ecosystem: processor families and evolution of the ARM architecture
- Introduction to ARM Cortex-M architecture
- System-on-Chip technologies based on ARM Cortex-M
- A case-study: STM32 SoC devices
- Software development and debug tools, GNU toolchain
- ARM CMSIS framework
- CMSIS Neural Network library (CMSIS-NN)
- Real-Time Operating Systems
- A case-study: FreeRTOS
- · Introduction to ARM Cortex-A architecture
- ARM Cortex-A software stack
- Hardware-customizable FPGA-based System-on-Chip technologies
- Case-study: Xilinx Zynq-7000 SoC architecture
- An overview of Xilinx FPGA design flows
- · FPGA-based customized hardware acceleration and opportunities for Approximate Computing




Alessandro Cilardo - Embedded System Technologies for DL and Approximate Computing Day 1 May 29th, 2021 Alessandro Clardo Alessandro Clardo Microcontroller-based systems Clardo

Embedded systems are everywhere . . .




.. Industry Automotive Aerospace ...

Embedded systems and embedded development flows



```
FPGA
```

```
signal stop : std logic;
 controller inst: controller
     ClkxCI => ClkxCI,
     ResetxRBI => ResetxRBI,
© Alessandro Cilardo
```



ASIC

© Alessandro Cilardo

O Alessandro Cilardo

O Alessandro Cilardo

© Alessandro Cilardo

© Alessandro Cilardo

© Alessandro Cilardo

O Alessandro Cilardo

© Alessandro Cilardo

Alessandro Cilardo

Alessandro Cilardo

Alessandro Cilardo

- © Alessandro Cilardo
- © Alessandro Cilardo

Alessandro Cilardo

© Alessandro Cilardo

Alessandro Cilardo

© Alessandro Cilardo

© Alessandro Cilardo

© Alessandro Cilardo

© Alessandro Cilardo

O Alessandro Cilardo

O Alessandro Cilardo


Alessandro Cilardo


O Alessandro Cilardo

© Alessandro Cilardo


© Alessandro Cilardo

- Processor organization
 - General-purpose registers
 - Special registers: Program Counter,
 Status registers, ..
 - Arithmetic-Logic Unit (ALU)
 - Instruction Set Architecture (ISA)
 - RISC paradigm vs. CISC paradigm
 - Types of instructions:
 - data processing
 - data movement
 - control flow
 - special instructions






- Subroutines
 - Linkage
 - Parameter passage
 - Role of the stack




PC

MA







- basic mechanism
- types of interrupts/exceptions
- interrupt priority
- nested interrupts
- execution modes and privilege levels



- Memory subsystem and I/O peripherals
- "I/O-mapped" approach



- Memory subsystem and I/O peripherals
- "memory-mapped" approach
- The bus to the I/O subsystem is typically hierarchical



ARM history and evolution of the ARM ecosystem

- Originally developed in 1982-1985 by Acorn Ltd
 - initially known as Acorn RISC Machine
- ARM (Advanced RISC Machine) founded in 1992
 - by Acorn, Apple, VLSI technologies
- Business model based on an IP licensing, not on manufacturing
- Many, many integrators today rely on Arm Intellectual Properties (IPs)
- For example:

Cortex-M3/M4. Microcontroller vendors (as of 2014):

 Analog Devices, Atmel, Cypress, EnergyMicro, Freescale, Fujitsu, Holtek, Infineon, Microsemi, Milandr, NXP, Samsung, SiliconLaboratories, ST Microelectronics, Texas Instrument, Toshiba

Arm Cortex-A9. Some real products using it:

- Apple A5 (iPhone 4S, iPad 2, iPad mini)
- NVIDIA Tegra 2 (Motorola Xoom, Droid X2)
- PlayStation Vita
- Intel FPGA SoC
- Xilinx Zynq






The ARM processor architecture


- · Driving design principle: architectural simplicity
 - leads to very resource-efficient implementations
 - ..and hence, very low power consumption
 - implementation size, performance, and low power consumption are known to be key benefits of the ARM architecture
- ARM is a "RISC" architecture
 - uniform register file
 - load/store architecture
 - simple addressing

Alessandro Cilardo

- An example of implementation: ARM Cortex-A9
 - high performance choice in a family of low power, cost-sensitive devices
 - Cortex-A9 microarchitecture is delivered either as
 - a single core processor
 - or a scalable multicore processor: the Cortex-A9 MPCore™ processor




Evolution of the Arm architecture



ARM-based systems on chip (SoC)

- One or more ARM cores and associated system peripherals
 - on-chip RAM and Flash memory
 - plus, possibly, off-chip RAM and nonvolatile memory
- Multiple on-chip peripherals and controllers
- Interconnect:
 - Advanced High-performance Bus (AHB)
 - Advanced Peripheral Bus (APB)
- An example: STmicroelectronics STM32 family




"Application"-class ARM-based MPSoC: Xilinx Zynq


- Zynq-7000 SoC (2011)
 - Processing System
 - Application Processor Unit (APU)
 - Interconnects and memory interfaces (CAN, I2C, USB, ..)
 - I/O Peripherals
 - Programmable Logic (used for custom as well as programmable cores like Microblaze)
 - PS Frequency: up to 1GHz; PL Frequency up to 741GHz
- Zynq MPSoC (2015)
 - Dual or Quad APU, Dual RPU (opt. an Arm Mali GPU), General Purpose and Video domains
 - PS: Arm Cortex-A53 for APU, Cortex-R5 for RPU, VCU IP supporting H.265 and H.264
 - PL: Xilinx Ultrascale+, up to 1M+ Flip-Flops and 500k+ LUTs
 - PCle Gen2, USB3.0, SATA 3.1, DisplayPort, Gigabit Ethernet, ...
 - Configuration and Security Unit, Platform Management Unit, ...
 - PS Frequency: up to 1.5GHz; PL Frequency up to 891GHz
- Application domains:
 - mobile base-station signal processing, video compression/decompression, broadcast camera equipment, navigation and radar systems, high speed switching, routing infrastructure for data centres, Advanced Driver Assistance Systems (ADAS), and even big data analytics, ..


opyright © Xilinx Inc.

ARM subsystem within the Zynq MPSoC

- Arm Intellectual Property (IP) licensed to Original Equipment Manufacturers (OEMs) such as Xilinx:
 - Cortex-A53 and Cortex-R5 processor + additional Arm IPs in the MPSoC
 - can be partly customized by the OEM







Arm Cortex-M profile

- Let's take a closer look at the "M" profile:
 - Arm M0, M0+, M1, M3, M4 cores
- what are we interested in?
 - Instruction set details and programmers model
 - Processor states/modes
 - Exception model
 - Memory model
 - Debug architecture


- . . .



Alessandro Cilardo

Arm Cortex-M profile

- M3 and M4 processor cores
- Architectural details
 - Three-stage pipeline
 - Harvard architecture
 - 32bit addresses (4GB memory)
 - on-chip AMBA bus
 - Nested Vectored Interrupt Controller (NVIC)
 - optional Memory Protection Unit (MPU)
 - 8 to 64 bit data, basic instructions +
 MAC and saturation arithmetic, bit fields, system control and OS support
 - M4: enhanced DSP support, SP FP operations




More detail in:


[1] J. Yiu, The Definitive Guide to ARM® CORTEX®-M3 and CORTEX®-M4 Processors, 3rd ed., Elsevier, 2014

Arm Cortex-M profile: advantages


- Low power consumption
 - as low as 200 or even 100 μA/MHz Alessandro Cliardo
- Performance
 - e.g. 3 CoreMark/MHz and 1.25 DMIPS/MHz
- Code density
- Price and scalability
- "C-friendliness" and simple programming model
- Software portability and reusability
 - Cortex Microcontroller Software Interface Standard (CMSIS)
- Versatility and OS support
 - 30+ embedded OS ported to M3/M4
- Tool support and debug features
- Areas of application
 - Microcontrollers and Systems-on-Chips (SoC), Automotive, Data communications, Industrial control, Consumer products, Mixed signal designs, . .




Cortex-M3/M4 block diagram and bus interfaces Alessandro Clardo




General-purpose registers





Floating Point Unit, or FPU (M4 only, and later)

- FPU provides further 32 singleprecision registers
- Can be viewed as either
 - 32 x 32-bit registers
 - 16 x 64-bit doubleword registers
 - Any combination of the above
- Operation controlled by a Floating Point Status and Control Register (FPSCR)
- FPU also introduces several additional memory-mapped registers into the system
 - e.g., Coprocessor Access Control Register (CPACR)



Instruction set: Thumb and Thumb-2

- Thumb instruction set
 - a compact 16-bit encoding for a subset of the ARM instruction set
 - introduced since ARM7TDMI (released in 1994)
 - some of the instruction operands are implicit
 - limits the number of possibilities for operand addressing
 - only branches can be conditional
 - only half of all of the CPU's general-purpose registers can be accessed
 - can make a difference where RAM and memory bandwidth are an issue
 - of course, may require additional instructions for the same functionality
 - improves code density by 35%
- Thumb-2: variable-length ISA (some instructions are 32-bit long)
 - appeared with ARM1156 core, announced in 2003
 - bit-field manipulation, table branches, and conditional execution, . . .
 - ARM M processors only support Thumb-2
- Unified Assembly Language (UAL) Alessandro Clardo
 - supports generation of either Thumb or ARM instructions from the same source code
 - e.g. use "if-then" instructions to emulate in Thumb the conditional instructions provided by ARM

Cortex-M3/M4 (Thumb2) instruction set overview

- General instruction types:
 - Moving data within the processor
 - Memory accesses
 - Arithmetic operations
 - Logic operations
 - Shift and Rotate operations
 - Conversion (extend and reverse ordering) operations
 - Bit field processing instructions
 - Program flow control (branch, conditional branch, conditional execution, and function calls)
 - Multiply accumulate (MAC) instructions

- Divide instructions
- Memory barrier instructions
- Exception-related instructions
- Sleep mode-related instructions
- Other functions
- In addition, Cortex-M4 supports Enhanced DSP instructions:
 - SIMD operations and packing instructions
 - Fast multiply and MAC instructions
 - Saturation algorithms
 - Floating point instructions (if the floating point unit is present)

Cortex-M3/M4 (Thumb2) instruction set overview

ALIGN mvData

DCD -23, 1, 324, -543,

MOVW R6, #0x5678

MOVT R6, #0x1234

- Recent ARM development tools support Unified Assembler Language (UAL)
 - allows better portability between architectures
 - allows use of a single
 Assembly language syntax in
 ARM processors with
 various architectures

A few random examples of ARM assembly code

```
.equ targetAddress, 0xE000E100
                        /* Put 0xE000E100 into RO. Note: ARM does NOT
LDR R0,=targetAddress
                            support absolute addressing. In fact,
                           LDR is a pseudo instruction converted by
                            the assembler to a PC relative load
                                                                        */
MOVS R1, #1
STR R1, [R0]
                        /* Store value 0x1 to address 0xE000E100
                                                                        */
LDR R0,=myVariable
                        /* Get the memory location of myVariable
LDR R1, [R0]
                        /* Read the data at memory address in R0
LDR R0,=myFunction
                        /* Get the starting address of a subroutine
                                                                        */
BL myFunction
                        /* Call a function by its starting address
                                                                        */
.align 4
                        /* Enforce data alignment
                                                                        */
myVariable:
word 0xAB12CD34
ADR R5, myData
```

/* Set R0 to 32-bit value 0x00005678

/* Set the upper 16 bits of R0 to 0x1234

/* After these two instructions, R0 = 0x12345678

/* Note: ARM cannot support 32-bit immediates


*/

*/

*/

AAPCS standard


- Arm Architecture Procedure Call Standard
 - defines how C and asm subroutines can be separately written, compiled, and assembled to work together
- A contract between a calling routine and a called routine, involving:
 - obligations on the caller to create a certain program state for the called routine
 - obligations on the called routine to preserve the caller's program state across the call
 - the rights of the called routine to alter the caller's program state
- Can be used to easily write combined C/assembler routines
 - e.g. regulating parameter passing through registers
- Note: Exception handling mechanisms in ARM allows handlers to be written as normal C functions which follow AAPCS



Register usage in a function call in AAPCS | a role (note: darker boxes denote registers that can be changed after a function call)


M3/M4 execution states, modes and privilege levels

- States: Debug, Thumb (note: no "ARM" state in M-profile)
- Modes: Handler, Thread
- Thread mode can be privileged and unprivileged (sometimes called "user state")




Banked Stack Pointers

- One of multiple, physically distinct Stack Pointers is used depending on the mode
- For Stack Pointers, note:
 - PSP can only be used in Thread
 Mode
 - selection of Stack Pointer is determined by a special register (CONTROL)



Exceptions and interrupts



higher priority


Number (*)	Priority	Type/Description		
1	-3	Reset		
2	-2	NMI – Non-Maskable interrupt		
3	-1	HardFault – all faults		
4	settable	MemManage – MPU violation or invalid memory access fault		
5	settable	BusFault – bus error (instruction prefetch abort or data access error)		
6	settable	Usage fault – invalid/unsupported instruction or invalid state transition		
7-10	-	(reserved)		
ndra10 a	settable	SVC – Supervisor Call, based on SVC instruction		
12	settable	Debug – reserved to software-based debug settings		
13	Q Ale	(reserved)		
14	settable	PendSV – Pendable request for a system service		
15	settable	SYSTICK – System timer interrupt		
16-255	settable	IRQ – Interrupt requests from peripherals		

Interrupt numbering used in the CMSIS framework is different (interrupt numbers are dimished by 16 in CMSIS)

3-stage pipe

System Timer (SysTick)

- A flexible system timer, providing
 - a 24-bit self-reloading down counter
 - Reload whenever the counter reaches 0
 - Optionally raise a SysTick interrupt on 0
 - a Reload Register
 - a Calibration Register



NMI

- Clock source is CPU clock or optional external timing reference
 - Software selectable
 - The external reference pulse width must be larger than the processor clock period
 - since the processor clock is used for sampling the external reference
- The Calibration Register provides a counting value corresponding to 10ms
 - STCALIB physical inputs to the core can be used for indicating the used reference source and its properties (typically that depends on the specific SoC)

IRQ 239

0x000003FC

Vector table

- Contains the starting addresses of Exception Handlers
- Because handlers start at 4-byte aligned addresses, the two Least Significant Bits (LSBs) are always 0
 - in fact, as a trick, Arm uses the LSB to automatically change the state (Arm/Thumb) when jumping to a Handler: if the Handler is to be run in Thumb state, the LSB is set to 1
 - In Cortex-M cores (Thumb only) the LSB must always be 1
- Can be relocated and changed by a user application
 - for example, after boot, a new Vector Table can be loaded
 from an external SD and stored to a different starting address
 - relocation is controlled by a programmable register in the NVIC: Vector Table Offset Register (VTOR)

IRQ 238		0x000003F8	
_	- W - W -		
I	IRQ 1	0x00000044	
a [IRQ 0	0x00000040	
Ī	SysTick	0x0000003C	
Ī	PendSV	0x00000038	
Ī	(reserved)	0x00000034	
nd	Debug Monitor	0x00000030	
Ī	SVC	0x0000002C	
Ī	(reserved)	0x00000028	
	ro Cilordo		
19	(reserved)	0x0000001C	
	Usage Fault	0x00000018	
	Bus Fault	0x00000014	
1	MemManage Fault	0x00000010	
	HardFault	0x0000000c	
Ī	NMI	0x00000008	
n/	Reset	0x00000004	
Ī	Initial MPS	0x00000000	

Note: The Vector Table used at boot starts at Address 0x00000000. An application-loaded Vector Table can start at a different address, keeping the same offsets in the table

1

Note: In Cortex-M cores, Handler addresses in the Vector Table always have the Least Significant Bit set to 1

Special Registers

- Program Status Register (PSR)
 - Application PSR (APSR)
 - Execution PSR (EPSR)
 - Interrupt PSR (IPSR)
 - status register can be read/written through special instructions (MRS, MSR)
- Exception/Interrupt masking registers
 - PRIMASK: mask all interrupts but hard faults and NMI

Status Register

Application PSR

Interrupt PSR

Execution PSR


(overall)

(APSR)

(IPSR)

(EPSR)

- FAULTMASK: mask all interrupts but NMI
- BASEPRI: mask all interrupts with priority ≤ value
- Used to modify exception priorities
- PRIMASK and FAULTMASK set/clear through Change Processor State (CPS) instructions
 - CPSIE i / CPSID i / CPSIE f / CPSID f
- Control register (CONTROL):
 - privilege level, SP selection, FP context (M4-only)
 - SPSEL: if 0, Thread mode uses MSP, otherwise PSP




GE

Memory subsystem


- 4GB linear address space
- Architecturally defined memory map
- Support for little endian and big endian memory systems
- Bit band accesses (optional)
- Write buffer
- Memory Protection Unit (optional)
- Unaligned transfer support
- do © Alessandro Cilardo
- Alessandro Cilardo (O Alessandro Cilardo

Memory subsystem: memory map

- CODE region
 - Application program code
 - Vector Table
- SRAM region
 - Application data
- Peripherals
- External Memory
- External Peripherals
- Private Peripheral Bus
 - processor's internal control, e.g.
 NVIC, and debug components




Memory subsystem: physical organization



Memory subsystem: physical organization Master 1 (e.g. Master 2 (e.g. ARM core) DMA controller) © Alessandro Cilar ASB or AHB Slave 2 (e.g. Slave 3 (e.g. Slave 1 (e.g. internal memory) AHB2APB external memory interface) external memory bridge interface) _ . masters ssandro Cilardo USB Ethernet DMA Cortex-M host/OTG controller MAC Timer slaves Flash SRAM SRAM / ROM SRAM / high-speed I/O DMA, USB, Eth .. control registers AHB-to-APB bridge


Alignment and Endianess

- Cortex-M3 and Cortex-M4 cores support unaligned data transfers in normal memory access instructions
- ..with a few limitations:
 - Unaligned transfers are not supported in Load/Store Multiple instructions (LDM/STM)
 - Stack operations (PUSH/POP) must be aligned
 - Exclusive accesses (such as LDREX or STREX) must be aligned (a usage fault is raised otherwise)
 - Unaligned transfers are not supported in bit-band operations (results will be unpredictable)
- Most of the existing Cortex-M microcontrollers are little endian
 - but both endianess types are supported




Bit-band region

- When device registers which contain distinct bit fields are memory mapped to the same byte location
 - accessing specific bit fields can be an issue
 - the processor needs to read the whole byte, modify the bit fields without touching the other bits, and write the byte back to memory
 - race conditions might occur if other players (other masters in the system or the device itself) change other bits concurrently in the same register
 - this situation would require an atomic read-modifywrite sequence from the processor
- Bit-band region: an "alias" region for redirecting writes/reads (at the hardware level)
 - operations to an aligned 32-bit word (at addresses 0x220..0 to 0x23F..FC) are turned into single bit operations in an associated location (located in 0x200..0 to 0x200F..F)





A 1-byte memory location mapping an 8-bit device register, made of several distinct bit fields, meant to be accessed separately



Writing/Reading a 32-bit value (occupying four bytes)...

... in fact writes/reads a single bit in the corresponding bit-band location





Bit 5 of byte at 0x20000003 is bit 29 (3 x 8 + 5) as counted from base address 0x20000000. So, its corresponding bit band word is located at address 0x22000000 + 29x4 = 0x22000074


Memory attributes

- Bufferable
 - Write to memory carried out by a write buffer
- Cacheable
- Executable
 - processor can fetch and execute code from this memory region
- Sharable Clardo
 - Data could be shared by multiple bus masters (the memory system needs to ensure coherency)

Bufferable	Cacheable	Memory type and behavior
ndr ⁰ Cila	rdo ⁰	"Strongly ordered": wait until the transfer is completed on the bus interface before starting the next operation (if this operation is a Strongly Ordered of Device Type access)
ndr 1 Cila	rdoo	" <i>Device type</i> ": a write buffer can be used for handling a store operation
0	1 Al	Normal memory with Write-Through cache
ndr ı Cila	rdo1	Normal memory with Write-Back cache

Memory protection unit (MPU) - Clardo

- Divides the memory map into a number of regions
 - defines the location, size, access permissions, and memory attributes of each region
- Supports:
 - independent attribute settings for each region
 - overlapping regions
 - export of memory attributes to the system
- Memory attributes affect the behavior of memory accesses to the region
- The Cortex-M4 MPU defines:
 - Eight separate memory regions
 - A background region Alessandro Cilardo




Memory operation: advanced aspects

- Exclusive access instructions
 - special Load/Store instruction pair ensuring exclusive access
 - LDREX / LDREXH / LDREXB, STREX / STREXH / STREXB
- Memory barriers
 - memory barrier instructions (ISB, DSB, DMB)
 - note: Cortex-M3 and Cortex-M4 do not reorder instructions
 - barriers can still be used in a few specific cases (e.g. when activating memory remapping)

Cortex-M3 and Cortex-M4 debug support

- Includes comprehensive debugging features:
 - program execution controls
 - including halting and stepping
 - instruction breakpoints
 - data watchpoints
 - registers and memoryaccesses
 - profiling and traces
- Debug vs. trace modes



Cortex-M3 and Cortex-M4 debug support

