

Pipeline and Hazards Data Forwarding and Pipeline Scheduling

Dr. A. Sahu
CSE IIT Guwahati

A Sahu 1

Types of Pipelined processors

- Degree of overlap
 - Serial, Overlapped, Pipelined,
 - Super-pipelined/Superscalar
- Depth
 - Shallow, Deep
- Structure
 - Linear, Non - linear
- Scheduling of operations
 - Static, Dynamic

A Sahu slide 2

Degree of overlap

Depth

A Sahu slide 3

Pipeline Structure

Linear Pipeline

Non-linear Pipeline

Sequence: A, B, C, B, C, A, C, A

A Sahu slide 4

Scheduling/timing alternatives

- Static
 - same sequence of stages for all instructions
 - all actions in order
 - if one instruction stalls, all subsequent instructions are delayed
- Dynamic
 - above conditions are relaxed
 - higher throughput is achieved

A Sahu slide 5

Dynamic Scheduling

- type 1 : beginnings (decode) and endings (put away) in order
- type 2 : only beginnings in order
- type 3 : no order restrictions except dependencies
- type 1 extended : beginnings in order, references that effect memory state are in order
 - [note that a memory reference may lead to page fault]





A Sahu slide 6




Pipelining and CPI

Type	CPI
Serial	5 – 6
Overlapped	3
Pipelined (static)	1.5 – 2
Pipelined (dynamic)	1.2 – 1.5
Multiple instruction issue	< 1.0


A Sahu slide 7

- ### Hazards in Pipelining
- Data dependencies => Data hazards
 - RAW (read after write)
 - WAR (write after read)
 - WAW (write after write)
 - Resource conflicts => Structural hazards
 - use of same resource in different stages
 - Procedural dependencies => Control hazards
 - conditional and unconditional branches, calls/returns
- A Sahu slide 8





- ### Data forwarding path list
- P1
from ALU out (EX/DM) to ALU in1/2
 - P2
from DM/ALU out (DM/WB) to ALU in1/2
 - P3/P4
from DM/ALU out (DM/WB) to DM in



Reference

Patterson, D.A., and Hennessy, J.L. , "Computer Organization and Design: The Hardware/Software Interface

Chapter 6.4/6.5, third edition
Ebook can be found

A Sahu slide 18

Structural Hazards

Caused by Resource Conflicts

- Use of a hardware resource in more than one cycle
- Different sequences of resource usage by different instructions
- Non-pipelined multi-cycle resources

A Sahu slide 19

Analysis of Structural Hazards

Non-linear Pipeline

Reservation Table for X
(Required Resources of instruction in Cycle)

	1	2	3	4	5	6	7	8
A	X					X		X
B		X		X				
C			X		X		X	

A Sahu slide 20

Analysis of Structural Hazards

Multi-functional Pipeline

Reservation Table for X for Y

	1	2	3	4	5	6	7	8
A	Y				Y	X		X
B		X	Y	X				
C		Y	X	Y	X	Y	X	

A Sahu slide 21

Collisions with Initiation Interval = 2

	1	2	3	4	5	6	7	8	9	10	11
A	1		2		3	1	4	1,2	5	2,3	6
B		1		1,2		2,3		3,4		4,5	
C			1		1,2		1-3		2-4		

Collisions

1-3 means 1,2,3

A Sahu slide 22

With Initiation Interval = 3

	1	2	3	4	5	6	7	8	9	10	11
A	1			2		1	3	1	2		2
B		1		1	2		2	3		3	
C			1		1	2	1	2	3	2	2

A Sahu slide 23

Collisions with Initiation Interval = 5

	1	2	3	4	5	6	7	8	9	10	11
A	1					1,2		1			2,3
B		1		1			2		2		
C			1		1		1	2		2	

Collisions

A Sahu slide 24

Latency Sequences and Cycles

No Collision for 1, 8, 3 and 6 interval

1, 8, 1, 8, ... (1, 8) avg = 4.5
 3, 3, 3, 3, ... (3) avg = 3
 6, 6, 6, 6, ... (6) avg = 6

Minimum Average Latency?

A Sahu slide 25

Collision Free Scheduling for X

Collision vector for X
 1 : collision
 0 : no collision

m ... 2 1
 1 0 1 1 0 1 0

A Sahu slide 26

Latency Cycles from State Diagram

Latency Cycles
 (1, 8) (1, 8, 6, 8) (3) (6) (3, 8) (3, 6, 3)

Simple Latency Cycles (no figure repeats)
 (1, 8) (3) (6) (3, 8) (6, 8)

Greedy Latency Cycles
 (1, 8) (3) - from different starting states

A Sahu slide 27

Minimum Average Latency (MAL)

$MAL \geq \max$ no. of check marks in any row
 $MAL \leq$ avg latency of any greedy cycle

avg latency of any greedy cycle \leq
 no. of 1's in initial collision vector + 1

A Sahu slide 28

Upper Bound on MAL

- Consider a greedy cycle (k_1, k_2, \dots, k_n)
- Let p = no. of 1's in initial collision vector
 - $\Rightarrow k_1 \leq p + 1$
 - $k_2 \leq 2p - k_1 + 2$
 - $k_3 \leq 3p - k_1 - k_2 + 3$
 - ...
 - $k_n \leq np - k_1 - k_2 - \dots - k_{n-1} + n$

$k_i \leq p + 1,$
 $k_1 + k_2 \leq 2p + 2$


$\Rightarrow k_1 + k_2 + \dots + k_n \leq np + n \Rightarrow MAL \leq p + 1$

A Sahu slide 29

Reference

Kai Hwang, " Advanced Computer Architecture:
 Parallelism, Scalability, Programmability
 Chapter 6

A Sahu slide 30



Improving Branch Performance

- **Branch Elimination**
 - replace branch with other instructions
- **Branch Speed Up**
 - reduce time for computing CC and TIF
- **Branch Prediction**
 - guess the outcome and proceed, undo if necessary
- **Branch Target Capture**
 - make use of history